Skip to content

Fix RTL structure, module reference, and add Pocket-LLM compiler - #8

Merged
mathcode220-math merged 4 commits into
mainfrom
jules-1156097177584587582-97777593
Sep 6, 2026
Merged

Fix RTL structure, module reference, and add Pocket-LLM compiler#8
mathcode220-math merged 4 commits into
mainfrom
jules-1156097177584587582-97777593

Conversation

@mathcode220-math

Copy link
Copy Markdown
Owner

Fixed RTL directory structure typo (removed trailing space in folder name), corrected SystemVerilog module reference in top module, and added the Pocket-LLM hardware compiler script (occp_compiler.py) following documentation specifications. Verified with tests.


PR created automatically by Jules for task 1156097177584587582 started by @mathcode220-math

- Move liquid_processing_element.sv into clean rtl/math_core directory
- Update open_cognitive_top.sv to instantiate hdc_ngram_encoder_v3
- Implement occp_compiler.py for weight tiling, INT8 quantization and binary export

Co-authored-by: mathcode220-math <245710882+mathcode220-math@users.noreply.github.com>
@google-labs-jules

Copy link
Copy Markdown
Contributor

👋 Jules, reporting for duty! I'm here to lend a hand with this pull request.

When you start a review, I'll add a 👀 emoji to each comment to let you know I've read it. I'll focus on feedback directed at me and will do my best to stay out of conversations between you and other bots or reviewers to keep the noise down.

I'll push a commit with your requested changes shortly after. Please note there might be a delay between these steps, but rest assured I'm on the job!

For more direct control, you can switch me to Reactive Mode. When this mode is on, I will only act on comments where you specifically mention me with @jules. You can find this option in the Pull Request section of your global Jules UI settings. You can always switch back!

New to Jules? Learn more at jules.google/docs.


For security, I will only act on instructions from the user who triggered this task.

google-labs-jules Bot and others added 3 commits September 5, 2026 22:35
- Add verilator lint_off DECLFILENAME pragma in systolic_array_param.sv to handle pe module declaration without errors

Co-authored-by: mathcode220-math <245710882+mathcode220-math@users.noreply.github.com>
- Add --main flag to VERILATOR_FLAGS in sim/Makefile so Verilator generates C++ main wrapper when building testbench executables

Co-authored-by: mathcode220-math <245710882+mathcode220-math@users.noreply.github.com>
- Remove unused byte_write_en variable in axi4_lite_core_ctrl.sv
- Add UNUSEDSIGNAL lint pragmas for unused signals
- Use non-blocking assignment for clock generation in tb_axi4_lite_core_ctrl.sv

Co-authored-by: mathcode220-math <245710882+mathcode220-math@users.noreply.github.com>
@mathcode220-math
mathcode220-math merged commit a9ae3b6 into main Sep 6, 2026
2 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant