#

verilog-programs

Here are 36 public repositories matching this topic...

snbk001 / Verilog-Design-Examples

Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy machine and Moore machine, Number of 1s, Binary to Gray Conversion, Up down counter, Clock Divider, PIPO, n bit universal shift register, 4 bit LFSR, Single port RAM, Dual port RAM, Synchronous FIFO, Asynchronous F…

verilog testbenches verilog-hdl verilog-programs verilog-project verilog-code verilog-design self-checking

Updated Jan 29, 2024
Verilog

neelkshah / MIPS-Processor

5-stage pipelined 32-bit MIPS microprocessor in Verilog

verilog microprocessor computer-architecture microprocessors verilog-hdl mips-architecture mips-processor bits-pilani computer-organization verilog-components verilog-snippets mips-instructions computer-organisation verilog-programs verilog-simulator verilog-project

Updated Apr 3, 2020
Verilog

Akashtailor-exe / 30-days-of-verilog

30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills and simulate your designs. Let's code and conquer circuits!

verilog vlsi 30daysofcode 30-days-of-code digital-logic-design verilog-programs digitalcircuit verilog-project rtl-design rtl-coding

Updated Sep 30, 2023

ashishrana160796 / verilog-starter-tutorials

Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.

practice embedded-systems verilog up-for-grabs circuit switches beginner-friendly logic-gates hdl verilog-hdl iverilog verilog-snippets verilog-programs verilog-project

Updated Nov 25, 2020
Verilog

Arjun-Narula / Traffic-Light-Controller-using-Verilog

the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.

traffic verilog vivado verilog-hdl traffic-light traffic-sign-recognition vivado-hls verilog-programs verilog-simulator verilog-project verilog-code vivado-simulator

Updated Jul 18, 2020
JavaScript

mihir8181 / VerilogHDL-Codes

Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.

counter fsm asynchronous verilog fifo testbenches verilog-hdl verilog-programs mealy-machine-code moore-machine-code verilog-project fifo-buffer verilog-code n-bit-alu verilogvalidation design-under-test asynchronous-fifo fifo-verilog

Updated May 10, 2019
Verilog

sarthak268 / Embedded_Logic_and_Design

This repository contains all labs done as a part of the Embedded Logic and Design course.

Updated Jun 10, 2018

pendkeomkar / SPI

Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Both SPI and I2C are robust, stable communication protocols that are widely used in today's complex systems.The I2C bus has a minimum pin count requirement and therefore a smaller footprint on the board. The SPI b…

verification verilog spi uvm verification-methodologies verilog-hdl verilog-programs verification-codes verilog-project verification-component

Updated Aug 21, 2018

my_rtl_code

Nidhinchandran47 / my_rtl_code

Repository for RTL building blocks #100daysofrtl VERILOG VHDL System Verilog

fpga vhdl verilog hdl vlsi system-verilog verilog-hdl verilog-programs verilog-project rtl-coding

Updated Jun 3, 2024
Verilog

aumkarrb / FPGA_Prototyping_SystemVerilog-Verilog

Solved SystemVerilog/Verilog Examples from Pong-P-Chu book

verilog-programs fpga-prototyping system-verilog-codes pong-p-chu

Updated Mar 22, 2026
Verilog

agneepradeep / Projects

Welcome to my GitHub repository! Here, you'll find a diverse collection of programs implemented in Java, Python, Verilog, C, C++, and MATLAB. This repository covers a broad spectrum of topics, including data structures and algorithms, providing a valuable resource for learning and reference

python c java algorithms cpp matlab gui-application data-structures verilog-programs

Updated Jul 24, 2024
C++

AndersonCSM / hdl_projects

Repository of practices and projects in HDL

verilog hdl verilog-hdl verilog-components verilog-programs verilog-project verilog-code

Updated Sep 2, 2026
Verilog

MohammedS2lah / HDLBits_Verilog_Tutorials

Welcome to my repository, where I provide solutions to Verilog challenges from the HDLBits website

verilog hdl verilog-hdl hardware-description-language verilog-programs verilog-project verilog-code hdlbits hdlbitssolution

Updated Jan 22, 2025
Verilog

YajanaRao / Verilog

Verilog Programs

Updated Apr 16, 2021
Verilog

amirah-sri / all_verilog

I am trying to develop my skills through daily practice and consistency.

verilog vivado vlsi verilog-hdl verilog-programs verilog-project verilog-code vivado-simulator

Updated Jul 31, 2024
Verilog

p4r4xor / verilog-labs

Pin-point analysis of the questions given in labs using FPGA and ASIC design.

verilog verilog-programs verilog-code

Updated Nov 13, 2019

Raveem13 / HDLbits-practice-solution

This is a repository containing my solutions to the problem statements given on HDLBits website.

verilog hdl hardware-description-language verilog-programs fpga-programming digitallogic verilog-code hdlbits logicdesign hdlbitssolution

Updated Feb 23, 2024
Verilog

Divyanshukumar2005 / 4-bit-ALU-with-Status-Flags

4-bit Arithmetic Logic Unit in Verilog with carry-out, overflow and zero flags derived directly from the arithmetic path. Verified with a self-checking testbench targeting flag edge cases, plus gate-level synthesis via Yosys to confirm it's real synthesizable RTL.

verilog computer-architecture alu icarus-verilog verilog-hdl yosys digital-design hardware-description-language verilog-programs verilog-project verilog-code rtl-design rtl-design-and-verification rtl-design-project-using-verilog-hdl rtl-design-and-simulation hardware-description-languages digital-design-repo rtl-design-verification

Updated Sep 11, 2026
Verilog

Divyanshukumar2005 / Different-ways-to-implement-mux-in-verilog

Multiplexer (2:1, 4:1, 8:1) designs in Verilog HDL using case, if-else & ternary styles — simulated with Icarus Verilog and synthesized with Yosys on EDA Playground.

verilog mux icarus-verilog multiplexer verilog-hdl yosys digital-design hardware-description-language combinational-logic verilog-programs verilog-project verilog-code rtl-design eda-playground

Updated Sep 11, 2026
Verilog

Raman1121 / Verilog-Programs

Collection of different verilog programs taught as a part of the Digital Electronics Course.

verilog verilog-programs

Updated Nov 21, 2017

Add this topic to your repo

To associate your repository with the verilog-programs topic, visit your repo's landing page and select "manage topics."