Skip to content
View Blueonics's full-sized avatar

Block or report Blueonics

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Blueonics/README.md

Hi there, I'm Lannan 👋

I'm a chip design engineer interested in computer architecture, high-performance systems, and ASIC design.

Currently, I'm a Founding Chip Design Engineer at Tattvam AI, working across ASIC implementation, RISC-V systems, and EDA.

I like understanding how architectural ideas survive contact with real hardware - from microarchitecture and RTL to timing, physical implementation, and silicon. Along the way, I've worked on RISC-V systems including Snitch and CVA6, floating-point datapaths, ASIC implementation, and silicon bring-up.

More broadly, I enjoy building things, writing down what I learn, and following interesting technical questions wherever they lead.


🔬 Things I'm interested in

  • Computer architecture & microarchitecture
  • High-performance computing systems
  • Floating-point & accelerator architectures
  • Hardware/software co-design
  • Physical-aware architecture and PPA
  • ASIC design & implementation
  • EDA and design automation

🛠️ A few things I've worked on

Snitch - Pseudo Dual-Issue ISA Extension

  • Designed and implemented a custom RISC-V extension for Monte Carlo workloads, reaching 1.75 IPC and 90% FPU utilization while maintaining negligible PPA overhead after synthesis.

Iguana SoC - RTL to GDSII & Tapeout

  • Took a 64-bit Linux-capable RISC-V SoC through physical implementation and DRC closure in IHP 130nm, with the resulting implementation going to tapeout.

Floating-Point Div/Sqrt Unit

  • Integrated and verified a Radix-4 SRT floating-point division/square-root unit, achieving 2× maximum frequency, 46% lower area, and 38% lower energy per operation.

  • The work was upstreamed to OpenHW Group's cvfpu.

ASIC / Physical Design & EDA

  • More recently, I've been working across RISC-V CPU implementation, SRAM integration, timing optimization, floorplanning, and EDA flows - which has made me increasingly interested in the boundary between architecture and physical reality.

🌱 Currently exploring

I'm currently spending more time thinking about:

computer architecture · high-performance systems · physical-aware design

Outside hardware, I also enjoy building small applications and vibe-coding, as well as writing and learning languages.


✍️ Writing

I'm starting to write more about things I learn and questions I find interesting - mostly around hardware, architecture, systems, and engineering.

More soon.


🔗 Find me

LinkedIn · Website

Popular repositories Loading

  1. GRCfile GRCfile Public

    GRC file for GNU Radio installation

    Makefile

  2. IML_Task1a IML_Task1a Public

    Python

  3. IML_Task1b IML_Task1b Public

    Python

  4. IML_Task2_updated IML_Task2_updated Public

    Python

  5. IML_Task3 IML_Task3 Public

    Jupyter Notebook

  6. IML_TASK4 IML_TASK4 Public

    Jupyter Notebook